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ABSTRACT A method to extract the pinned photodiode (PPD) physical parameters inside a CMOS image
sensor pixel array is presented. The proposed technique is based on the Tan et al. pinning voltage
characteristic. This pixel device characterization can be performed directly at the solid-state circuit output
without the need of any external test structure. The presented study analyzes the different injection
mechanisms involved in the different regimes of the characteristic. It is demonstrated that in addition
to the pinning voltage, this fast measurement can be used to retrieve the PPD capacitance, the pixel
equilibrium full well capacity, and both the transfer gate threshold voltage and its channel potential at a
given gate voltage. An alternative approach is also proposed to extract an objective pinning voltage value
from this measurement.
INDEX TERMS CMOS image sensor, CIS, pinned photodiode, PPD, pinning voltage, pinch-off voltage,
transfer gate, TG, threshold voltage, characterization, full well capacity, FWC, EFWC, channel potential,
capacitance, active pixel sensor, APS, integrated circuit, solid-state image sensor.
I. INTRODUCTION
Pinned Photodiode CMOS Image Sensors (PPD CIS)1 rep-
resent today the main solid-state optical sensor technology2
for imaging applications ranging from mass market smart-
phones to high-end scientific instruments. The PPD device
has been known for more than thirty years now [1], [2] and
this unique structure associated to a Transfer Gate (TG), ini-
tially developed for Charge Couple Devices (CCD), has been
used in CMOS Image Sensors since about two decades [3],
[4]. Despite the fact this photodetector is widely used today,
defining, measuring and modeling its physical parameters
is still not straightforward. One of the main reasons for
that is the difficulty to reach the physical parameters of
the PPD embedded inside a CIS Integrated Circuit (IC). An
1. Sometimes called 4T CIS when only 4 transistors are used inside the
pixel.
2. in terms of volume.
alternative solution to access these physical parameters is
the use of isolated test structures (see for example [5] for
a pinning voltage (Vpin) test structure and [6] for channel
potential measurement test structures). Such structures gen-
erally differ strongly from the real PPD that can be found
in a pixel array, because the physical dimensions are very
different, because the environment is not the same (e.g., this
is the case when one directly biases a PPD without using a
TG) or because the PPD readout mode does not correspond
to the dynamic PPD operation in a standard imager. Some
physical parameters are sometimes simply almost impossible
to obtain on a test structure3 or test structures may simply
be unavailable on the studied sensor (this is most often the
case during radiation test campaign for instance).
3. e.g., a direct PPD capacitance measurement technique that does not
modify the PPD structure by adding significant parasitic capacitances is not
straightforward.
FIGURE 1. Test setup illustration. A pulse is applied on the VDDRST power
supply pad to inject charges in the PPD through the RST and TG MOSFETs.
Only one pixel is represented for clarity purpose but the VDDRST power
supply is connected to all the pixels of the tested image sensor.
On the other hand, these unreachable physical parameters
can be very useful to properly characterize a PPD CIS pixel
in order to adjust a manufacturing process or a pixel design.
They can also be used to improve or create PPD physical
models and to monitor the health of the PPD-TG structure
when exposed to various stresses (e.g., electrical stress, hot
electrons, thermal stress, ionizing radiation [7], displacement
damages...).
Tan, Büttgen and Theuwissen have recently proposed a
measurement technique that can be applied to a standard
PPD CIS to evaluate its pinning voltage without the need of
an associated test structure [8].
In this work, we propose to analyze the benefit of this
Vpin extraction method for the characterization of CIS solid-
state circuits. We demonstrate that, in addition to the pinning
voltage estimation, this characteristic can be used to eval-
uate the pinned photodiode capacitance, the Equilibrium
Full Well Capacity [9] (EFWC), and in some cases, to
extract the channel potential evolution with TG voltage and
thus, its threshold voltage. Secondary information can be
inferred from these main physical parameters such as the
doping concentration, the relative importance of the periph-
eral capacitance compared to the area capacitance, or the
existence (or not) of a significant potential barrier between
the PPD and the TG.
After the detailed description of the tested device (second
section) and the description of the existing technique (third
section), the proposed physical parameter extraction princi-
ples are given in the fourth part. The fifth section presents
the parasitic effects that can influence the extracted param-
eter values. Finally, in a last part before the conclusion, an
objective method to determine the pinning voltage on the
characteristic is proposed.
II. TESTED DEVICE DETAILS
A CMOS image sensor constituted of 256 × 256 7-µm-
pitch-4T-pixels has been designed and manufactured using
a widely used, commercially available, 180 nm CIS process
from an Asian foundry. This device is different from the
one used in early work [10] (different design, different pixel
FIGURE 2. Simplified timing diagram that presents the measurement
principle. The charges are injected into the PPD at the end of the
integration phase (injection phase) by lowering VDDRST to Vinj and pulsing
TG on.
pitch). An overview of the studied solid-state circuit and the
test setup is presented in Fig. 1.
The pixel array is divided in several sub-arrays of 64×64
pixels, each sub-array has a different PPD/TG design. All
the pixels embed a PPD, a TG, and the three additional tran-
sistors needed for resetting the pixel, amplifying the signal
and for selecting the pixel. The reference pixel studied in
this paper has a square PPD of 2.5×2.5 µm2 with a long TG
on one side. The average conversion factor (CVF) on this
sub-array is about 20 µV/e−. The sensor is operated in the
electronic rolling shutter mode with correlated double sam-
pling (CDS). If not stated otherwise, the presented results
were obtained at 22◦C on this reference pixel sub-array.
III. PINNING VOLTAGE CHARACTERISTIC OVERVIEW
A. EXPERIMENT SETUP
The measurement principle that is proposed in [8] and further
described here is based on the modification of the floating
diffusion (FD) potential during an injection phase as shown
in Fig. 2. We performed this operation thanks to the test
setup shown in Fig. 1. By using an arbitrary waveform gen-
erator, the sensor VDDRST power supply is lowered to Vinj
during the injection phase. Then, the RST and TG MOSFETs
of the currently selected row are turned ON to apply directly
Vinj to the PPD channel through the FD. The injection phase
of the currently selected row occurs right before the row is
readout, without deselecting the row (i.e., the RS MOSFET
remains ON). It means that the time between the end of the
injection phase and the readout phase is very short (a few
microseconds) and it ensures that parasitic currents, such
as dark current (and even moderate photocurrents), do not
change significantly the signal value injected in the PPD.
To ensure that the Vinj level is well established in the PPD
and to limit the coupling effects:
• a long injection phase duration was chosen (about
45 µs)
• all the decoupling capacitances on the VDDRST power
supply have been removed from the test board dedicated
to this measurement
(a)
(b)
(c)
FIGURE 3. Simplified band diagram used to clarify the selected notations
and illustrate the simplifying assumptions. (a) Vinj = 0V and TG ON. (b) 0 <
Vinj < Vpin and TG ON. (c) Vinj < Vpin < φTG|inv and TG ON.
• the TG pulse (with a duration tTG|inj of about 35 µs) is
enclosed by the RST pulse which is itself enclosed by
the pulse on VDDRST (as illustrated in Fig. 2).
During the readout phase (i.e., outside the injection phase),
all the pulses (TG, RST, SHS and SHR pulses) last 1 µs.
It should be mentioned that the high and low TG voltage
levels (V HITG and V LOTG respectively) are the same during
the injection phase and during the readout phase.
To obtain the Vpin characteristic, the injection voltage Vinj
is stepped from 3.3 V to −1 V and for each Vinj value, 100
frames are acquired in the dark and averaged over time and
over the area of interest (the reference pixel sub-array) to
obtain one average signal value per step.
B. DEFINITIONS AND CHARACTERISTIC DESCRIPTION
As in [11], the channel potential (of the PPD or TG) is
defined as the potential difference between the electron and
hole quasi-Fermi levels (EFn and EFp respectively). The pin-
ning voltage Vpin corresponds to the maximum PPD channel
potential (i.e., the maximum difference between the hole and
electron quasi-Fermi levels in the PPD [12]). The TG channel
potential at which the strong inversion condition is reached
is noted φTG|inv in the following.
Fig. 3 presents the band diagram of the PPD-TG-FD
structure for three Vinj values and with the TG turned ON.
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FIGURE 4. Pinning voltage characteristic measured on the reference pixel
sub-array with the nominal conditions defined in Section III-A. The three
main regions (A: direct injection, B: charge partition/thermionic emission,
and C: no injection) and some physical parameters that can be extracted
(pinning voltage Vpin, the equilibrium full well capacity (EFWC), and the
injection voltage at which the TG channel is inverted φTG|inv) are
indicated.
When the injection voltage is below φTG|inv (cases (a),
(b) and (c) in Fig. 3), an inversion channel is formed under
the TG and its electron quasi-Fermi level is the same as the
one in the FD region. As a consequence, the TG channel
potential is directly equal to Vinj when Vinj < φTG|inv. The
same phenomenon occurs in the PPD when Vinj < Vpin
(cases (a) and (b)): the PPD electron quasi-Fermi level
is the same as the one in the TG and FD regions and
thus, the PPD channel potential is equal to Vinj when
Vinj < Vpin.
The characteristic achieved with the experimental setup
previously described is presented in Fig. 4. Fig. 5 presents
the simplified potential diagrams that illustrate the differ-
ent injection mechanisms involved in this experiment. When
the injection voltage Vinj is higher than the TG inver-
sion channel potential φTG|inv [Fig. 5(a) and region C in
Fig. 4], there is no signal at the sensor output (no charge
Qout = Vout/CVF) because no charge is injected in the PPD.
This case corresponds to the classical charge transfer con-
figuration that occurs during a standard readout phase where
the signal carriers (if any) are transferred from the PPD to
the FD.
On the other hand, the output signal rises rapidly with
decreasing Vinj when the injection potential is well below
Vpin [Fig. 3(a) and (b), region A in Fig. 4 and Fig. 5(d)].
In this case, the charges are injected by direct biasing of
the PPD itself (since the PPD channel potential is equal to
Vinj in this case) and the charge injected in the PPD can be
approximated by:
Qout
(
Vinj
)
=
∫ Vinj
Vpin
CPPD (V) dV, (1)
φFIGURE 5. Simplified electrostatic potential diagram of the PPD, TG, and
FD for several injection bias conditions. (a) When Vinj > φTG|inv : no
injection. When Vpin < Vinj < φTG|inv: partial injection due to (b) charge
partition or (c) thermionic emission (when Vinj is close enough to Vpin).
(d) When Vinj < Vpin : direct injection of charges into the PPD.
with CPPD (V) the PPD capacitance that depends on the PPD
reverse bias voltage (equal to Vinj in this direct injection
mode).
Between these two regimes [Fig. 3(c) and region B in
Fig. 4], a plateau appears on the characteristic. This plateau
has not been reported in [8] and is attributed to charge parti-
tion [13], [14] between the PPD and the FD when the TG is
turned OFF. This phenomenon is also sometimes referred to
as a spill back effect [15] and it only occurs when an inver-
sion channel exists before the TG is turned OFF. Therefore,
it can be inferred that the steep transition between the C
and B region for Vinj ≈ 2 V in Fig. 4 corresponds to the
particular case where Vinj = φTG|inv.
Another process is likely to occur on the left hand side
of the B region in Fig. 4: thermionic emission [16]. Such
phenomenon starts to dominate the injection process when
the injection potential is close enough to Vpin as illustrated in
Fig. 5(c) [to be compared to Fig. 5(b)]. By using the simple
isothermal thermionic emission theory [16] and assuming
that every electron that jumps over the barrier stays in the
PPD until the end of the injection phase, the thermionic
injection current can be expressed:
Ith = KT
2 exp
(
−q
Vinj − Vpin
kT
)
(2)
where K is a physical constant that depends on the material
and on the dimensions of the structure. As a first approxi-
mation, the charge injected in the PPD through thermionic
injection could be approximated by:
|Qth| = KT
2 exp
(
−q
Vinj − Vpin
kT
)
× tTG|inj (3)
where tTG|inj is the time duration of the TG injection pulse.
This hypothesis is in good agreement with the exponential
increase with decreasing Vinj that can be observed for Vinj ≈
1 V in the inset of Fig. 4.
IV. IDEAL PARAMETER EXTRACTION TECHNIQUES
A. PINNING VOLTAGE
The pinning voltage of a PPD represents the bottom of the
photodetector potential well and it is directly related to the
pixel Full Well Capacity (FWC). Knowing its value allows
to tune properly the TG and FD voltages to optimize the
FWC and the charge transfer efficiency while preventing
spill-back. It is also useful for sizing properly the pixel
conversion factor.
The main techniques that can be found in literature to
estimate Vpin are based on test structures [5]. As discussed
in the introduction, these structures are not necessarily rep-
resentative of the in-pixel PPD and in most of the cases,
such structures are simply not available on the studied
device.
An alternative solution is to determine this particular volt-
age by using the characteristic studied here [8]. According
to the discussion of the previous section, when the injec-
tion voltage Vinj is above Vpin, the thermionic emission
regime dominates [Fig. 5(c)] whereas the direct injection
occurs when Vinj is below Vpin [Fig. 5(d)]. It means that
Vpin is close to Vinj at the boundary between regions A and
B (Fig. 4). That’s the reason why the pinning voltage is
described in [8] as the Vinj value that corresponds to the
knee in the characteristic. It is interesting to notice that the
knee position depends on the magnification used to observe
the characteristic, as can be seen in Fig. 4 by comparing
the inset to the whole characteristic. In the inset, the knee
occurs for Vinj ≈ 1 V whereas a value of ≈ 0.5 V would be
inferred with the scale used for displaying the full charac-
teristic. This is mainly due to the smooth transition from the
thermionic injection case [Fig. 5(c)] to the direct injection
case [Fig. 5(d)]. After discussing all the parasitic effects that
can distort this characteristic, an objective pinning voltage
extraction method, that does not depend on the plot scale,
is proposed in Section VI.
B. EQUILIBRIUM FULL WELL CAPACITY
The FWC is the maximum charge that can be handled by a
PPD. Its value depends on the illumination condition as illus-
trated in Fig. 6. One can see in this plot that the saturation
level reached without illumination is lower than the satu-
ration level reached under illumination. It is demonstrated
in [9] that the FWC value rises logarithmically with the
photon flux. The particular FWC value achieved in dark
condition has recently been emphasized in [9] and will be
referred to as the Equilibrium Full Well Capacity (EFWC)
here. It corresponds to the amount of electrons stored in
the PPD under equilibrium condition (i.e., when the PPD is
full and with no illumination). This parameter is of primary
importance because it is the only FWC value directly linked
to the intrinsic PPD parameters: the pinning voltage and the
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FIGURE 6. Mean sensor output charge as a function of normalized
integration time for two conditions: under illumination and in the dark.
PPD capacitance. Indeed, the EFWC can be defined as:
EFWC = Qout
(
Vinj = 0
)
=
∫ 0
Vpin
CPPD (V) dV. (4)
A direct measurement of the EFWC value at room temper-
ature on state of the art CIS is very time consuming: it can
take several hours of integration to get a single frame with
a dark current in the e−/s range and an EFWC value in the
10–100 ke− range.
By definition, the EFWC is the PPD stored charge when
the PPD channel potential is null. This particular value can
directly be extracted from the Vpin characteristic by taking
the Qout value for Vinj = 0 V (i.e., the Y-intercept). Knowing
that a Vpin characteristic can be measured in a few seconds
or minutes, this presents a significant benefit for the fast
evaluation of the EFWC value.
In order to validate the assumption that the Y-intercept
of the Vpin curve gives the EFWC, its value has been
extracted on a different PPD-CIS manufactured using a
different foundry with several process variations. For each
process variation, the two methods have been used to esti-
mate the EFWC value. The first method is to increase the
integration time in the dark until reaching the saturation
level (equal to EFWC) as in Fig. 6. The other method is the
direct determination on the Vpin graph (Fig. 4). The result
of this comparison is presented in Fig. 7. It shows that the
two methods are in pretty good agreement (less than 10%
of standard deviation).
This important result confirms the previous hypothesis
(that EFWC = Qout
(
Vinj = 0
)
), it also strengthens the valid-
ity of the EFWC concept (and the validity of (4)) and
demonstrates that the absolute value of the injected charge
measured with the studied technique is pretty accurate.
C. PPD CAPACITANCE
The buried photodiode capacitance CPPD is an important
parameter since is provides useful information on the PPD
structure (e.g., its doping profile) or the charge handling
capacity per unit area. It can also be used to verify if a TCAD
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FIGURE 7. Comparison between the FWC measured in the dark (i.e., the
EFWC) and the EFWC value extracted from the Vpin characteristic. The FWC
in the dark has been measured at 40◦C to speed up the measurement. The
EFWC value extracted on the V pin characteristic corresponds to the Qout
value achieved for Vinj = 0.
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FIGURE 8. PPD capacitance extracted from Fig. 4 by computing the first
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achieved capacitance value is supposed to be valid.
model of a PPD pixel corresponds well to the simulated
manufacturing process.
However, this parameter is very difficult to reach in a
CIS pixel array. In the following, we demonstrate that the
PPD capacitance value can be extracted from the V pin char-
acteristic. Indeed, differentiating (1) in region A of Fig. 4
gives:
CPPD(Vinj) =
∣∣∣∣dQoutdVinj
∣∣∣∣ . (5)
Hence, CPPD can be plotted, as a function of the PPD channel
potential (Vinj here), by computing the slope of the Vpin
characteristic in region A. The result is presented in Fig. 8.
It appears that these assumptions are valid only in a limited
region. When Vinj is too close to Vpin, thermionic injection
contributes too much to the injected charge for (1) to be
valid. On the other hand, when Vinj becomes too negative,
the charge injected in the PPD is larger than the EFWC
and the PN junction forward current discharge quickly the
photodiode. It leads to increasing uncertainties on CPPD
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FIGURE 9. Pinning voltage characteristic measured for several VHITG
values.
when Vinj is decreased below 0 V. Another phenomenon
that leads to erroneous capacitance values is the saturation
of the injected charge at negative Vinj values. It can be due
to the readout chain saturation or to a too high forward cur-
rent preventing further charge injection. This parasitic effect
occurs around −0.2 V in Fig. 8. For this device, it leads
to a valid capacitance extraction range of about −50 mV to
+450 mV.
In this voltage region, the estimated capacitance value has
been fitted by an analytical model. As a first approach, the
ideal 1-D P-N junction model gives [17]:
Cfit = APPD ×
√
qǫSiNPPD
2(Vbi + Vinj)
(6)
The two free parameters that can be adjusted are NPPD and
Vbi. The best fit is achieved with NPPD = 4 × 1016 cm−3
and Vbi = 0.27 V and the result is presented in Fig. 8. The
analytical model describes very well the evolution observed
in the validity range. However, despite the fact that the NPPD
and Vbi values are in the right order of magnitude, they are far
from the expected values. These discrepancies are most likely
due to the limitations of this ideal 1-D P-N junction model
to describe a complex and narrow 3-D pinned photodiode
capacitance with non-uniform doping profiles. Using a more
realistic 3-D model would most likely yield much better
results and this approach will be studied in future work.
It is interesting to notice that by forcing Vbi to a more
realistic value (Vbi = 0.9 V), the achieved NPPD is about
1017 cm−3, which corresponds fairly well to the expected
range of doping concentration. However, with such Vbi
the overall fit is pretty poor (as shown in Fig. 8). In
the following, (6) will be used with the best fit values
(NPPD = 4× 1016 cm−3 and Vbi = 0.27 V) since the overall
trend of the model is in good agreement with the data.
D. TG THRESHOLD VOLTAGE AND CHANNEL DOPING
The TG-FD structure behaves as a gated diode: a MOS
capacitor in which an N+ region is adjacent to the gated
P-type region. In such a device, the gate voltage VHITG|inv
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FIGURE 10. Magnification of Fig. 9 to highlight the effect of VHITG on the
charge partition regime.
required to reach the strong inversion regime is given by
(Eq. 21 in [18]):
VHITG|inv − VFB = Vinj + 2φB
+
√
2qǫSiNa
(
Vinj + 2φB
)
Cox
(7)
where VFB is the flatband voltage and can be expressed
as [17] VFB ≈ φMS = −0.56 − φB in volts, if the interface
state charge is neglected. The Fermi potential φB is given
by [17] φB =
kT
q
ln
(
Na
ni
)
.
According to the definition given in Section III-B, at
the strong inversion threshold the injection voltage Vinj is
equal to the TG channel potential φTG|inv. Hence, (7) can be
rewritten as a function of φTG|inv:
VHITG|inv − VFB = φTG|inv + 2φB
+
√
2qǫSiNa
(
φTG|inv + 2φB
)
Cox
(8)
From this formula, it is possible to express the TG thresh-
old voltage, Vth, as a function of the TG channel potential
at inversion:
Vth = VFB + 2φB +
√
2qǫSiNa
(
φTG|inv + 2φB
)
Cox
, (9)
by taking
Vth = VGS|inv = VHITG|inv − φTG|inv. (10)
If we keep in mind that the TG channel potential is equal
to the FD potential, this equation corresponds to the well-
known definition (3.44 in [17]) of the threshold voltage in
a MOSFET when a non-zero substrate bias is applied (i.e.,
with body effect).
We have seen in Section III-B and in Fig. 4 that the TG
channel potential at inversion φTG|inv can be extracted from
the pinning voltage characteristic. Therefore, measuring the
Vpin characteristic for several VHITG values should allow to
plot (9) and retrieve the TG threshold voltage.
0 0.5 1 1.5 2 2.5
0
0.2
0.4
0.6
0.8
1
1.2
φ
TG|inv
 (V)
V
th
 (
V
)
 
 
V
HITG
> 2.7V
V
HITG
< 2.7V
eq.(9)N
a
 = 3×10
17
 cm
−3
N
a
 = 4.2×10
17
 cm
−3
N
a
 = 5×10
17
 cm
−3
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Data measured for VHITG < 2.7 V are not supposed to be reliable because
the overall characteristic is distorted by the TG voltage in this regime.
The result of such measurement is presented in Fig. 9. For
the highest VHITG (2.7 V and above), there is no noticeable
change. Below 2.7 V, the characteristic starts to slightly
shift to the left. Further insight into this phenomenon is
provided by the magnification presented in Fig. 10. It appears
that for VHITG above 2.7 V, the charge partition plateau
can be observed whereas it vanishes for lower VHITG. It
means that when VHITG > 2.7 V the TG channel potential
at inversion φTG|inv is larger than the voltage at which the
thermionic injection dominates. On the other hand, when
VHITG < 2.7 V, the TG inversion channel potential φTG|inv
is so low that as soon as the inversion channel is created (i.e.,
when Vinj ≈ φTG|inv), thermionic injection dominates and the
small charge partition contribution is not visible anymore.
For even lower VHITG, φTG|inv starts to have an influence
on the whole Vpin curve by shifting it to the left leading to
unreliable parameter extractions. This parasitic effect will be
discussed more in details in Section V-C.
The data of Fig. 10 are compared to the ideal expression
(9) in Fig. 11. φTG|inv is extracted from Fig. 10 by taking
the Vinj value at which the charge partition step appears (as
discussed in Section III-B). For each VHITG a φTG|inv value
is extracted. The threshold voltage is then determined using
(10) with VHITG|inv the particular VHITG voltage at which
φTG|inv has been measured.
The only parameter that is not known is the TG channel
doping density Na. Equation (9) is plotted for three Na values.
The theoretical expression fits very well the valid data4 for
Na = 4.2×10
17 cm−3 whereas a small change of the doping
concentration leads to a very poor fit. With the optimum
doping concentration value (Na = 4.2 × 10
17 cm−3) we
achieve a threshold voltage without body effect5 equal to
4. Data points measured for VHITG > 2.7 V.
5. i.e., for a substrate bias equal to 0 V. This particular Vth value corre-
sponds to the Y-intercept of the dashed line with Na = 4.2 × 10
17 cm−3
in Fig. 11.
φ
FIGURE 12. Reconstituted channel potential diagram of the studied pixel
with the following conditions: the transfer gate is ON, VHITG = 3.3V, the
RST MOSFET is ON , VDD RST = 3.3V (hard reset hypothesis).
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durations (tTG|inj = 35 µs, 17.5 µs, 8.75 µs, 2 µs and 0.5µs) during the
injection phase.
0.6 V. It corresponds very well (less than 5% difference)
to the Vth value given by the foundry. It shows that this
measurement can directly provide the TG channel doping
concentration and the threshold voltage value with a fairly
good accuracy.
Thanks to the parameters extracted in this section, it is
possible to reconstitute the whole potential diagram of a
PPD-TG-FD structure. An example is shown in Fig. 12
for typical operating conditions (VHITG = 3.3V , VDDRST =
3.3V). Such diagram can be used to optimize the TG high
and low bias levels without reducing the FWC or without
reaching the spill-back regime that would reduce the transfer
efficiency.
V. PARASITIC EFFECTS
The measurement of the pinning voltage characteristic is
based on charge injection and charge readout through the
TG. As a consequence, the TG performances and the way it
is operated during the measurement could have an influence
on the measured characteristic. Such possible parasitic effects
are investigated in this section.
A. TG PULSE DURATION DURING INJECTION
Fig. 13 presents the pinning voltage characteristic measured
with different TG pulse durations during injection tTG|inj (the
readout TG pulse stays unchanged). It appears that this pulse
duration affects strongly the thermionic injection region of
the curve (i.e., the knee region) whereas it has no visible
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FIGURE 14. Pinning voltage measurement performed on three different
pixel sub-arrays with different photodiode designs: A reference design
studied here. B same as A with a bottleneck before the TG. C same as B
but with a longer bottleneck.
effects around the equilibrium FWC condition (Vinj ≈ 0 V),
where direct injection [Fig. 5(d)] dominates. This observa-
tion is in good agreement with (3) since the shorter the
injection TG pulse duration, the lower the injected charge
by thermionic injection. The injected charge starts to satu-
rate for TG pulse longer than 17.5 µs leading to almost no
change between the curves achieved with tTG|inj = 17.5 µs
and tTG|inj = 35 µs.
The fact that this saturation effect is not described by (3)
can possibly be due to the simplifying assumptions used
previously. Indeed, to introduce (3) it has been assumed
that all the electrons injected into the PPD by thermionic
emission stayed in the PPD during the TG pulse duration.
However, when tTG|inj is long enough (longer than 17.5 µs),
the injected charge becomes significant and a current also
flows from the PPD to the FD to empty the PPD. This
current compensates the thermionic emission current from
the TG to the PPD. According to the results presented in
Fig. 13, an equilibrium is reached for tTG|inj > 17.5 µs,
leading to an apparent saturation of thermionic injection for
long tTG|inj.
It can be concluded that the effect of injection TG pulse
duration confirms the hypothesis made on the dominant
injection mechanisms that are involved in this measure-
ment (summarized in Fig. 5). It also shows that to perform
reliable and reproducible pinning voltage characteristic mea-
surement, one should choose an TG injection pulse duration
long enough to insure that the equilibrium is reached in
the thermionic injection region (for TG pulse longer than
≈ 17 µs here), and thus, that the achieved characteristic does
not depend on the selected tTG|inj. It should be emphasized
that, whereas the extracted PPD capacitance and pinning
voltage could be affected by tTG|inj if not well chosen, the
EFWC value is independent of this parameter.
B. CHARGE TRANSFER EFFICIENCY
The tested pixel sub-array exhibits a good charge transfer
efficiency (CTE). However, it may not always be the same
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FIGURE 15. Magnification of Fig. 14 to highlight the effect of the
photodiode design on the charge partition regime.
and the effect of a poor charge transfer efficiency on the
Vpin characteristic needs to be analyzed. In order to degrade
the CTE, a potential barrier has been created by designing a
bottleneck before the TG6 in two other pixel sub-arrays of
the same CIS, as shown in Fig. 14. Layout A corresponds
to the pixel studied in the rest of this article. Pixel B has a
short bottleneck and pixel C a longer one. The charge transfer
inefficiency (CTI) of layout A, B and C were estimated to
be respectively: < 0.5%, 3% and 7% for a signal level about
EFWC/2. This corresponds to the expected effect: the longer
the bottleneck, the higher the potential barrier, and the higher
the CTI.
The comparison of the Vpin measurements performed on
the three pixels is presented in Fig. 14. Several differences
appear between the three pixel responses despite the fact
that the PPD pinning voltage is supposed to be the same.
First, the EFWC of pixel B is slightly higher than the one
of the reference pixel A. This small difference is due to a
slightly larger PPD area in pixel B compared to pixel A.
Second, the pixel B Vpin curve is slightly shifted to the left,
suggesting a pinning voltage reduction. This effect is even
more pronounced on pixel C with an apparent Vpin decrease
of about 200 mV. It is worth noticing that this shift is so
important in pixel C that it also leads to an apparent EFWC
decrease of more than 10% whereas the EFWC of pixel C
should be very close to the one of pixel B.
The observed Vpin shift that increases when the transfer
efficiency drops is due to the combined effect of both:
• an incomplete charge transfer that leads to an under-
estimated signal at the sensor output in pixel B and C
(leading to apparent reduced full well capacity),
• and the fact that the voltage at which the direct injec-
tion regime starts is not the pinning voltage anymore
but the potential of the electrostatic barrier created by
the bottleneck. In other words, if a significant potential
barrier exists, this pinning voltage extraction technique
6. It is well known that reducing the width of a PPD leads to a pinning
voltage reduction [5], and thus to the creation of a potential barrier here.
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FIGURE 16. Pinning voltage characteristic for several VLOTG values.
provides the barrier potential instead of the pinning
voltage.
Another significant effect can be seen in the magnifi-
cation presented in Fig. 15. When a significant potential
barrier exists (pixel B and C) the charge partition plateau
completely disappears. This is in good agreement with the
charge partition hypothesis since a potential barrier prevents
the electrons stored in the inversion channel to flow back
to the PPD. This interesting phenomenon can be used to
highlight the existence of a potential barrier in a PPD-TG
structure.
As a conclusion, it appears that using this characterization
technique on pixels with poor CTE will lead to inaccurate
parameter extraction. However, it seems that for CTI up to
a few percent, the influence on the extracted value is still
acceptable (below a few percent inaccuracy).
C. TG BIAS LEVELS
The effect of VHITG on the pinning voltage characteris-
tic has been previously presented in Fig. 9. As stated in
Section IV-D, there is no obvious effect of the transfer gate
ON voltage as far as the transfer gate channel potential at
threshold φTG|inv stays well above the pinning potential. This
condition is satisfied here for VHITG > 2.7 V. This first result
shows that the determination of Vpin, EFWC and CPPD is
not influenced by VHITG (if higher than 2.7 V) and thus that
there is no significant parasitic coupling effect due to the
high value of the TG pulse voltage.
The same conclusion can be drawn on the effect of the TG
OFF voltage VLOTG on the extraction of these PPD physical
parameters as illustrated in Fig. 16. Indeed, whatever the
VLOTG value, there is no change in the part of the character-
istic that is used to extract Vpin, EFWC and CPPD. Hence, it
can be concluded once again that the influence of coupling
effects induced by the TG pulse are insignificant. There is
however, a strong effect for negative injection voltages. This
expected result is explained by the fact that the maximum
amount of charge that can be stored in the PPD decreases
when the TG OFF increases [9], [19]. There is almost no
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FIGURE 17. Magnification of Fig. 16 to highlight the effect of VLOTG on the
charge partition plateau.
change between −0.6 V and −0.4 V because the TG chan-
nel is in the accumulation regime for both voltages and the
FWC is then limited by the PPD forward current [9] which
is independent of VLOTG. When VLOTG rises above −0.4 V,
the saturation charge decreases rapidly because the FWC
is in this case limited by the TG subthreshold current [9],
which increases exponentially with VLOTG.
Fig. 17 presents a magnification of the same measurement
focused on the charge partition regime of the characteristic.
It is interesting to notice that the charge partition ampli-
tude is strongly affected by the VLOTG value whereas VHITG
had no obvious effect on this amplitude (see Fig. 10). It
means that the TG OFF voltage value determines how much
charge will be injected into the PPD through the charge par-
tition mechanism: the lower VLOTG the larger the injected
charge. The most probable explanation is the reduction of
fall time derivative (i.e., a steepest falling edge) when VLOTG
is decreased7. It leads to a faster collapse of the electric field
lines in the TG channel. This rapid disappearance of electric
field reduces the number of electrons evacuated by drift to
the FD, so more remaining electrons in the channel can dif-
fuse to the PPD. This hypothesis could be easily checked by
varying the fall time of the TG pulse but such feature was
not available on the tested device and will be investigated
in future work.
It is worth noting that to extract properly the TG threshold
voltage it is better to use a sufficiently low VLOTG value (or
steep TG pulse falling edges) to enhance the charge partition
mechanism.
VI. OBJECTIVE PINNING VOLTAGE EVALUATION
According to the previous discussions and especially the
previous section, extracting the pinning voltage may not be
7. If this hypothesis is correct, it means that VLOTG has an influence on
the falling edge rate whereas VHITG has none. Electrical simulation were
performed on the last stage that drives the TG and the results were in good
agreement with the observed effects: varying VHITG between 2.5 and 3.5 V
had no significant effect (less than 5%) on the slope of the falling edge
whereas varying VLOTG from 0 V to −0.7 V led to 50% increase of the
falling edge rate.
as simple as finding the knee on the curve as suggested
in [8]. First, the following experimental conditions shall be
met:
• the TG pulse duration tTG|inj must be long enough (about
17 µs here) to avoid the distortion presented in Fig. 13
• the charge transfer efficiency must be good enough
(better than 99%) to avoid the apparent Vpin reduction
presented in Fig. 14
• VHITG must be high enough (higher than +2.7 V here)
to insure that φTG|inv is well above Vpin
• VLOTG must be low enough (lower than +0.7 V here)
to insure that the injected charge is kept in the PPD
until readout.
Second, finding the knee in the curve is not straight-
forward mainly because the evolution with Vinj in the
knee region is exponential. It means that the knee volt-
age value depends on the scale of the plot, as can be seen
in Fig. 4 by comparing the position of the knee in the
inset (around 1 V) to the knee voltage in the full scale plot
(around 0.5 V).
Another approach is to find a reliable point on the char-
acteristic and to determine Vpin relatively to it. The most
reliable point is the one corresponding to the EFWC con-
dition (i.e., for Vinj = 0) since it has been validated
by independent measurements and since it is less influ-
enced by the parasitic effects (previously mentioned) than
other parts of the curve. The most straightforward is to
neglect the capacitance variations for Vinj between 0 and
Vpin and to perform a linear extrapolation of the stored
charge:
QLIN
(
Vinj
)
= QEFWC +
dQout
dVinj
∣∣∣∣
Vinj=0
× Vinj. (11)
In this case, the extracted pinning voltage value is Vpin–LIN =
Vinj when QLIN = 0 (i.e., the X-intercept of the Qlin
function).
A more rigorous approach is to use (4) by replacing
CPPD by the capacitance expression given by the 1-D ideal
model (6). The parameters of (6) are adjusted to achieve
the best capacitance fit in the direct injection regime, as
discussed in Section IV-C. It is then possible to perform an
integral extrapolation of (4) from Vinj = 0 to Vinj = Vpin:
QINT
(
Vinj
)
= QEFWC −
∫ 0
Vinj
Cfit(V)dV (12)
The pinning voltage estimated with this objective method is
Vpin–INT = Vinj when QINT = 0 (i.e., the X-intercept of the
QINT function).
A comparison of these two methods is presented in Fig. 18.
The linear extrapolation underestimate Vpin by more than
30% and it shows that the capacitance variation has to be
taken into account to extract Vpin properly. As expected, the
integral extrapolation leads to a very nice fit of the Qout curve
in the direct injection regime and allows to find an objective
Vpin value, independent of the plot scale, near the thermionic
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FIGURE 18. Comparison of the two proposed pinning voltage estimation
techniques. Vpin – LIN is determined thanks to a linear extrapolation from
the EFWC condition (i.e., for Vinj = 0). Vpin – INT is achieved by using the
integral extrapolation described by (12).
emission region. Therefore, to perform objective comparison
between several sensors or on a single solid-state sensor
but with different experimental conditions (e.g., temperature,
electrical stress...) the integral extrapolation method is highly
recommended.
VII. SUMMARY AND CONCLUSION
The benefits and limitations of the pixel level pinning
voltage extraction method proposed by Tan, Buttgen and
Theuwissen [8] have been studied. The original purpose of
this technique was to estimate the pinning voltage in a CMOS
imager directly at the output of the solid-state sensor, without
requiring the use of additional test structures.
In the presented study, a description of the different
regimes that occur during this measurement has been pro-
posed. It is shown that a charge partition regime appears
on this characteristic and that it can be used to analyze the
structure of the PPD. The presented experimental results also
demonstrate that much more than the pinning voltage can
be extracted from this plot:
• the PPD capacitance value (as a function of the charge
stored in the PPD) can be retrieved from the slope of
the curve whereas this parameter is difficult to reach
otherwise
• the equilibrium full well capacity can be measured in
a few minutes or seconds whereas the classical method
requires the acquisition of dark frames for very long
durations (up to several hours)
• the TG channel potential at a given TG voltage can be
determined by detecting the beginning of the charge par-
tition regime. This last result can be used to determine
with a good accuracy the TG threshold voltage
Some limitations of the technique have been explored and
it appears that:
• there is no obvious limitation due to electrical coupling
induced by the TG pulse
• the TG pulse duration shall be long enough to insure a
good injection (typically more than 10–20 µs)
• the technique is only accurate on CMOS pixel arrays
with reasonable charge transfer efficiency (above 99%)
• the high and low value of the TG pulse must be chosen
carefully to allow a good injection and a good charge
handling capacity (i.e., VHITG near the supply voltage
and VLOTG below zero if possible).
An objective Vpin extraction technique that is independent
of the plot scale has been proposed for sensor to sensor
comparisons.
The proposed PPD physical parameter extraction tech-
nique can have various applications. Its ability to reach these
parameters inside a real sensor environment with a single
fast measurement could be a significant benefit for:
• CIS manufacturing process developments
• CIS product and prototype characterizations
• CIS design validations
• imager health monitoring when exposed to degradation
sources (hot electrons, aging, light induced degradation,
temperature induced stress, high energy particles and
radiation effects...)
• PPD modeling projects
• etc.
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